

In re Patent Application of:  
RAYNOR ET AL.  
Serial No. 09/993,387  
Filing Date: NOVEMBER 16, 2001

---

In the Specification:

Please replace the paragraph beginning at page 6, lines 8-18, with the following rewritten paragraph:

The operation of the array is as follows. At point 1 (see Figure 7) the [[RST]] Rst signal goes high, causing all the M2 transistors (M2\_1, M2\_2, etc.) to conduct and the voltage [[Vpix]] Vplx on the photodiode to be reset to [[Vrt]] VRt. At a time later point 2 (see Figure 7), all the S1 switches (S1\_1, S1\_2, etc.) are closed simultaneously and the output of the sense transistors (M1) are stored on the sense capacitors (Csn\_1, Csn\_2). Subsequently (not shown), the signals on the sense capacitors are readout sequentially by sequentially closing switches S2 (S2\_1, S2\_2, etc.).